黑龙江福彩网

PCI Express

PCI Express (Peripheral Component Interconnect Express) is a high performance, scalable, well defined standard for a wide variety of computing and communications platforms. It has been defined to provide software compatibility with existing PCI drivers and operating systems.

Lattice provides customers with low-cost and low-power programmable solutions that are ready-to-use right out of the box. For PCI Express a full suite of tested and interoperable solutions is available that includes:

SILICON

Three Industry Leading Programmable PCI Express FPGAs
ECP5 LatticeECP3 LatticeECP2M
Low Cost Digital SERDES
  • PCI Express v2.1 compliant with
    2.5Gbps line speed
Low Cost Digital SERDES
  • PCI Express v1.1 compliant
Low Cost Digital SERDES
  • PCI Express v1.1 compliant
Up to 2 or 4 Channels in a Device
  • Useful for connectivity to ASICs/ASSPs
Up to 16 Channels per Device
  • Useful for multi-protocol bridging
Up to 16 Channels per Device
  • Useful for multi-protocol bridging
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Complete End to End Solution
  • PIPE compliant PCS
  • PCI Express x1 and x4 soft IP available
Very Low Power
  • 85mW Per Channel Typical
    @ 3.2Gbps
Very Low Power
  • 110mW Per Channel Typical
    @ 3.2Gbps
Very Low Power
  • 90mW Per Channel Typical @ 2.5Gbps
Low Cost FPGA Fabric
  • Dual channel serdes support
Low Cost FPGA Fabric
  • High end features at low cost
Low Cost FPGA Fabric
  • High end features at low cost

Lattice provides a comprehensive portfolio of soft and hard PCI Express IP, including DMA and Memory Controllers. By targeting the ECP5, LatticeECP3, and LatticeECP2M FPGAs, developers will drastically reduce cost, power and footprint over competitive solutions.

RELATED IP CORES
IP Vendor ECP5 LatticeECP3 LatticeECP2M
PCI Express Root Complex Lite IP Core New Lattice   Check Mark Check Mark
PCI Express Endpoint IP Core) Lattice Check Mark Check Mark Check Mark
DDR SDRAM Controller - Pipelined Lattice   Check Mark Check Mark
DDR2 SDRAM Controller - Pipelined Lattice   Check Mark Check Mark
DDR3 SDRAM Controller - Pipelined Lattice Check Mark Check Mark Check Mark
LPDDR3 SDRAM Controller - Pipelined Lattice Check Mark Check Mark Check Mark
Scatter-Gather Direct Memory Access (DMA) Controller Lattice Check Mark Check Mark Check Mark
PCS Pipe Lattice   Check Mark Check Mark
Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.
黑龙江福彩网 阿尔雷恩vs希拉尔 30选5开奖查洵 江苏7位数开奖 浙江快乐彩12 捕鱼大富翁技巧 锦州麻将游戏下载 尤文图斯v萨索洛 广州恒大拜仁慕尼黑 新浪彩票爱彩网 新疆25选7开奖规则